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a b s t r a c t
This paper proposes a novel scheme for constructing reversible Turingmachines (RTMs) via
various reversible logic elements. A reversible logic element is similar to a conventional
reversible logic gate, except that the element also carries a 1-bit memory that can store
binary states. The usage of internal states allows much more efficient and straightforward
constructions of RTMs based on reversible elements than based on reversible logic
gates. In particular, a remarkable feature of our constructions is that they can operate
asynchronously, whereby the clock signal, which is indispensable for synchronizing all
elements as in a reversible logic circuit, can possibly be removed from the construction.
© 2012 Elsevier B.V. All rights reserved.
1. Introduction
A reversible Turing machine (RTM) is a Turing machine of which all possible configurations constitute a linear graph
without branching. In other words [19], a RTM’s transition function is required to be bijective, such that the machine is
unable to reach any certain configuration by transitions from different tape directions, or to reach a configuration from
the same direction in two or more ways. Thus, from the current configuration (except the initial one), it can be uniquely
determined what the previous configuration is, i.e, a RTM holds a kind of ‘‘backward determinism’’.
It is known that reversible Turingmachines can be built fromvarious reversible technologies, e.g., reversible logic gate [8],
the Billiard-Ball Model [17], reversible cellular automaton [22], DNA Polymer [26], etc. In addition, a reversible logic element
resembles a reversible logic gate, in the sense that both of them comprise an equal number of input and output lines, except
that the former also carries a 1-bit memory while the latter does not. The operation of a reversible element is determined
by a bijective function between the inputs and outputs. Morita [21] proposed a reversible logic element, called the Rotary
Element (RE), and demonstrated that the RE can be used to construct explicitly a certain RTM computing the function y = 2x.
In particular, Morita’s RTM consists of a Control module which serves as a finite-state machine of the RTM, connected to the
right by an (infinite) array of Tape-Cellmodules, each ofwhich represents a unique cell on a (semi-infinite) tape. Here signals
can be expressed as tokens, such that the binary values 0 and 1 of any input or output in conventional circuits are represented
in terms of the absence and presence of a token on the corresponding line, respectively.
Although the RE enables a much simpler and more straightforward construction [21] of the RTM than to use reversible
logic gates [4,9,18,27,28], there is an obvious disadvantage inMorita’s constructionwith respect to computing time. Actually,
for the sake of accomplishing an instantaneous transition of the RTM, a token must move back and forth within the
construction composed by REs, between the Control module and a Tape-Cell module that corresponds to the cell being
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scanned by the RTM’s head. The distance between the Controlmodule and the Tape-Cellmodule at the destination, however,
may become arbitrarily large and even unbounded (e.g., [11]), along with the progress of the computation. Thus, it makes
sense to build an alternative construction of RTMs using reversible elements, which can work out any function in a much
more efficient fashion.
In this paper, we propose a novel scheme for decomposing RTMs systematically into various reversible logic elements.
For this purpose, instead of focusing on a specific RTM, our design scheme focuses on how to build a general reversible Turing
machine out of reversible elements in a straightforwardway. To realize a RTM, our scheme exploits a one-dimensional array
of identical reversiblemodules that are interconnected locally and uniformly (see also [15]) . In addition, each instantaneous
transition of the RTM invokes at most one operation of a module at any time. To this extent, we show that the reversible
module can be constructed using reversible logic elements with much simpler functionalities, involving a pair of mutually
inverse elements which take a minimal number of input and output lines [12].
This paper is organized as follows: Sections 2 and 3 give overviews on reversible Turing machines and reversible logic
elements, respectively. Section 4 describes our scheme for constructing a general RTM based on reversible elements. This
paper finishes with the conclusions given in Section 5.
2. Reversible Turing machines
A Turing machine is a systemwhich, in general, consists of an infinite one-dimensional tape divided into cells, and a read-
write head that accesses a single cell on the tape at any time. Each cell is able to take a symbol from a finite set of symbols.
At any time, the TM is in any one of a finite set of states, and executes a transition in accordance with the machine’s current
state and the symbol in the cell being scanned by the head.
Formally, a Turing machine can be defined as (Q ,Σ, qs, qf , F) where Q and Σ are non-empty finite sets of states and
tape symbols, respectively. qs ∉ Q is the start state and qf ∉ Q is the final (halt) state. For simplicity, let Q+s = Q ∪ {qs}
and Q+f = Q ∪ {qf }. Moreover, F ⊆ Q ×Σ ×Σ × Q ∪ Q+s × {/} × {L, R} × Q+f is a set of transitions. Assume a, b ∈ Σ
and d ∈ {L, R}. A transition [p, a, b, q] ∈ F means that when the TM is in state p and reads symbol a from the cell currently
being scanned by the head, the TMwrites a new symbol b on the cell, and updates its state to q. For convenience, transitions
given in such form are called stationary. Likewise, a transition [p, /, d, q] ∈ F expresses that if the TM is in state p, then the
TM shifts its head one cell in the left (or right) direction when d = L (resp. d = R), and changes its state to q. Hence, such
transitions are calledmoving transitions.
Assume p ∈ Q+s and q ∈ Q+f . For convenience, let p ⊢ q denote ∃(u, v) ∈ Σ2 ([p, u, v, q] ∈ F) or ∃d ∈
{L, R} ([p, /, d, q] ∈ F). Moreover, let p ⊢∗ q represent that either p = q, or there are p1, . . . , pn ∈ Q (n ≥ 0) such
that p ⊢ p1 ⊢ · · · ⊢ pn ⊢ q. AssumeMs = {q ∈ Q | qs ⊢∗ q} andMf = {q ∈ Q | q ⊢∗ qf }. IfMs ⊂ Q , it is easy to verify that
for each state q′ ∈ Q \Ms, q′ is unreachable from the state qs. Similarly, for any state q′′ ∈ Q \Mf , q′′ is unable to reach the
final state qf . Thus, it is reasonable to assume Q = Ms = Mf .
The quadruple form of transitions in F allows a straightforward definition on the reversibility of a TM [2,20]. Let α1 and
α2 be two distinct transitions in F , i,e.,
α1 = [p1, u1, v1, q1]
α2 = [p2, u2, v2, q2].
In this case, α1 and α2 is said to overlap in domain iff p1 = p2 and the following (i) or (ii) holds:
(i) u1 = u2;
(ii) u1 = / or u2 = /.
Moreover, α1 and α2 is said to overlap in range iff q1 = q2 and the following (iii) or (iv) holds:
(iii) v1 = v2;
(iv) u1 = / or u2 = /.
Thus, a TM (Q ,Σ, qs, qf , F) is called deterministic if no pair of transitions in F overlap in domain. In addition, a deterministic
TM is called reversible if no pair of transitions in F overlap in range.
From the above definition, a shift of the read-write head of a RTM depends solely on the local state but not on the symbol
read from the tape. Morita et al. [20] showed that any arbitrary reversible Turing machine can be converted systematically
into an equivalent RTMwhich employs merely two symbols, i.e.,Σ = {0, 1}. Besides, we further provide several conditions
on the transitions of a RTM given in quadruple form, which can remarkably affect the efficient construction of the RTM using
reversible logic elements. Let (Q ,Σ, qs, qf , F) be such a RTM that holds the following conditions:
(C1) For each p, q ∈ Q and a, b ∈ Σ ,
[p, a, b, q] ∈ F H⇒ a ≠ b,
i.e., a stationary transition must change the tape symbol on a cell.
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(C2) For each p1, q1 ∈ Q , q2 ∈ Q+f , a, b ∈ Σ and u, v ∈ Σ ∪ {/, L, R},
[p1, a, b, q1] ∈ F ∧ [q1, u, v, q2] ∈ F H⇒ u = /.
That is, a stationary transition must be followed by a moving transition.
Since qs ⊢∗ q and q ⊢∗ qf for every q ∈ Q , condition C2 implies that for each stationary transition [p1, a, b, p2] ∈ F ,
there are moving transitions [q1, /, d, p1] ∈ F and [p2, /, d′, q2] ∈ F where d, d′ ∈ {L, R}. As described below, any RTM can
be easily transformed into an equivalent RTM that satisfies all the above conditions.
Assume (Q ,Σ, qs, qf , F) is a RTM. First of all, for each stationary transition α1 = [p1, a, a, p2] in F , we include a new
state p′1 (∉ Q ) in Q and replace α1 by transitions: [p1, a, b, p′1] and [p′1, b, a, p2]where b ∈ Σ and b ≠ a. After that, for each
p ∈ Q , let Qr(p) = {[p′, a, b, p] ∈ F | a, b ∈ Σ} and Ql(p) = {[p, a, b, p′] ∈ F | a, b ∈ Σ}. Then, whenever Qr(p) ≠ ∅ and
Ql(p) ≠ ∅,1 we include two different states r(p) (∉ Q ) and l(p) (∉ Q ) inQ aswell as twomoving transitions: [r(p), /, R, l(p)]
and [l(p), /, L, p] in F , followed by substituting each transition [p′, a, b, p] ∈ Qr(p) in F with transition [p′, a, b, r(p)]. Hence,
it is easy to verify that the resulting RTM works exactly as the original RTM, of which all transitions fulfill the conditions C1
and C2.
3. Reversible logic elements
A logic element is a module which consists of a finite number of input and output lines. Communication between an
element and other elements is done via exchanging tokens through interconnection lines among them. The binary signal
values 0 and 1 of conventional logic circuits can be encoded by the absence and presence of a token on a line, respectively.
A logic element can be formalized as (I,O,Λ, λ0,Ψ ), where I andO are finite sets of input and output lines (I∩O = ∅),
respectively. Λ is a finite set of internal states of the element, with λ0 ∈ Λ being the initial state. In addition, Ψ ⊆
I×Λ× O ×Λ is a set of operations. Assume a ∈ I, a′ ∈ O, and s, s′ ∈ Λ. An operation a, s → a′, s′ ∈ Ψ corresponds to a
situation where the element, when in state s with a token appearing on its input line a, will assimilate the token from line
a, then generates a token on output line a′ and changes its state to s′.
Assume a logic element (I,O,Λ, λ0,Ψ ). Let
θ1 = a1, s1 → a′1, s′1
θ2 = a2, s2 → a′2, s′2
be any two operations in Ψ (θ1 and θ2 may be the same). The element is called deterministic iff
a1 = a2 ∧ s1 = s2 H⇒ θ1 = θ2.
Moreover, the element is reversible iff it is deterministic, and
a′1 = a′2 ∧ s′1 = s′2 H⇒ θ1 = θ2.
Thus, each operation of a reversible element does not overlap on the left-hand side or on the right-hand side with any other
operations.
Apparently, reversing the input and output lines, as well as the left-hand and right-hand sides of each operation of a
reversible logic element gives rise to another reversible element, which has the inverse functionality of the former (e.g. [24]).
In this paper, we focus on reversible elements each of which has a minimal number of states, i.e., |Λ| = 2. Fig. 1 gives some
useful reversible elements, amongwhich the RT and IRT aremutually inverse to each other, so as the RD and IRD. In addition,
it can be verified that the inverse element of an RE is still an RE. The case for an CDR is the same.
4. Realization of reversible Turing machines by reversible logic elements
4.1. A novel reversible element capable of realizing reversible Turing machines
LetA = (Q , {0, 1}, qs, qf , F)be a reversible Turingmachine that satisfies both the conditions C1 andC2given in Section 2.
For convenience, letMR,ML, SD, SR be subsets of Q defined as follows:
MR = {q ∈ Q | [p, /, R, q] ∈ F}
ML = {q ∈ Q | [p, /, L, q] ∈ F}
SR = {q ∈ Q | [p, s, t, q] ∈ F ∧ s, t ∈ {0, 1}}
SD = {p ∈ Q | [p, s, t, q] ∈ F ∧ s, t ∈ {0, 1}}.
As mentioned in Section 2, it is obvious that SD ⊆ ML ∪MR due to the condition C2. LetM#R = MR \ SD andM#L = ML \ SD,
i.e., M#R and M
#
L contain those states in either of which the RTM’s head, when moving to a cell in the right or left direction,
1 If Qr (p) ≠ ∅ and Ql(p) ≠ ∅, then [p, /, d, q] ∉ F and [q, /, d, p] ∉ F for any q ∈ Q ∪ {qs, qf } and d ∈ {L, R}, due to the reversibility of transitions.
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Fig. 1. Reversible logic elements and their respective sets of operations. (a) RE (Rotary Element)= ({n, s, e, w}, {n′, s′, e′, w′}, {V ,H}, V , ΨRE): The local
states H and V are displayed by horizontal and vertical bars, respectively. Roughly speaking, when a token comes from a direction parallel to the bar, then
the tokenwill pass straight through to the opposite output line without changing the direction of the bar, e.g., from n to s′ when the RE is in state V . When a
token comes from a direction orthogonal to the bar, the token will be deflected to the right and rotate the bar 90◦ , e.g., from n tow′ when the RE is in state
H . (b) CDE (Coding-Decoding Element)= ({C0, C1,D}, {D0,D1, C}, {0, 1}, 0, ΨCD): Assume i ∈ {0, 1}. When the element is in state 0, a token arriving on
input line Ci updates the state to i, and gives rise to a token on output line C . A token arriving on input line D reverts the state to 0, and results in a token on
output line Di if the element is in state i. (c) RT (Reading Toggle)= ({T , R}, {T0, T1}, {0, 1}, 0, ΨRT ): When the element is in state 0 (or 1), a token arriving
on input line T changes the state to 1 (resp. 0), and results in a token on output line T0 (resp. T1); a token arriving on input line R does not change the state
and gives rise to a token on output line T0 (resp. T1). (c′) IRT (Inverse Reading Toggle)= ({T0, T1}, {T , R}, {0, 1}, 0, ΨIRT ): When the element is in state 0
(or 1), a token arriving on input line T1 (resp. T0) changes the state to 1 (resp. 0), and results in a token on output line T ; a token arriving on input line T0
(resp. T1) does not change the state, and gives rise to a token on output line R. (d) RD (Redirector)= ({S, R0, R1}, {T0, T1, S0, S1}, {0, 1}, 0, ΨRD): Assume
i ∈ {0, 1}. When the element is in state 0, a token arriving on input line Ri does not change the state, and results in an output token on line Ti; an input
token on line S changes the state to 1, and gives rise to a token on output line T0 . When the element is in state 1, a token arriving on input line Ri reverts
the state to 0, and results in an output token on line Si . (d′) IRD (Inverse Redirector) = ({T0, T1, S0, S1}, {S, R0, R1}, {0, 1}, 0, ΨIRD): Assume i ∈ {0, 1}.
When the element is in state 0, a token arriving on input line Ti does not change the state, and results in an output token on line Ri; an input token on line
Si changes the state to 1, and gives rise to a token on output line Ri . When the element is in state 1, a token arriving on input line T0 reverts the state to 0,
and results in an output token on line S.
will simply go on shifting without accessing the symbol on that cell. Moreover, because SR ∩ (MR ∪ML) = ∅ and qs ⊢∗ q for
each q ∈ Q , we obtain Q = ML ∪MR ∪ SR.
For simplicity, let N(L),N(R), n(L), n(R) be integers and d ∈ {L, R}, such that N(d) = |Md| and n(d) = |Md∩ SD|. Without
loss of generality, assume thatMd ∩ SD = {qd1, qd2, . . . , qdn(d)} andM#d = {qdn(d)+1, . . . , qdN(d)}.
The RTM A can be simulated by a one-dimensional array of identical reversible elements, called RCU (Reversible Cell
Unit), that are interconnected locally in a uniform way. Here an RCU is formulated as (IA,OA, {0, 1}, 0,ΨA), (see Fig. 2),
where
IA = {IL1, . . . , ILN(L), IR1 , . . . , IRN(R)} ∪ {begin},
OA = {OL1, . . . ,OLN(L),OR1, . . . ,ORN(R)} ∪ {end}.
Also, the set of operations ΨA is defined in the following way.
(i) For each c, d ∈ {L, R}, 1 ≤ j ≤ n(d), 1 ≤ k ≤ N(c), s, t ∈ {0, 1} (s ≠ t) and p′ ∈ SR, if [qdj , s, t, p′] ∈ F and
[p′, /, c, qck] ∈ F (condition C2), then include the next operation in ΨA:
Idj , s → Ock, t.
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Fig. 2. Two RCUs.
(ii) For every d, e ∈ {L, R}, n(d) < i ≤ N(d), and 1 ≤ l ≤ N(e), if [qdi , /, e, qel ] ∈ F (i.e, qdi ∈ M#d ), then for each s ∈ {0, 1},
include the following operation to ΨA:
Idi , s → Oel , s.
(iii) Suppose d ∈ {L, R}, 1 ≤ j ≤ n(d), n(d) < i ≤ N(d), s, t ∈ {0, 1} (s ≠ t) and p′ ∈ SR. If [qdj , s, t, p′] ∈ F and
[p′, /, c, qf ] ∈ F , then include the next operation in ΨA:
Idj , s → end, t;
otherwise, if [qdi , /, e, qf ] ∈ F , for eachw ∈ {0, 1}, include the following operation to ΨA:
Idi , w → end, w.
(iv) Assume d ∈ {L, R} and 1 ≤ i ≤ N(d). If [qs, /, d, qdi ] ∈ F , then for each t ∈ {0, 1}, include the following operation toΨA:
begin, t → Odi , t.
In order to verify the RCU’s reversibility, assume
τ1 = Idi , s1 → Oek, t
τ2 = Icj , s2 → Oek, t
are two different operations in ΨA whose right-hand sides coincident each other (the case for overlapping on left-hand side
is similar). First of all, suppose n(d) < i ≤ N(d) and n(c) < j ≤ N(c), whereby τ1 and τ2 are uniquely produced from the
transitions [qdi , /, e, qek] and [qcj , /, e, qek] in F , respectively. The reversibility of the RTMA, therefore, results in qdi = qcj , and
hence, Idi = Icj . Combined with s1 = s2 = t (see (ii) above), this contradicts with the assumption that τ1 ≠ τ2. Next, assume
1 ≤ i ≤ n(d) for convenience, i.e., there is p ∈ SR such that [qdi , s1, t, p] ∈ F (s1 ≠ t) and [p, /, e, qek] ∈ F . In this case,
because SR ∩ Mc = ∅, it is obvious that [qcj , /, e, qek] ∉ F for any 1 ≤ j ≤ N(c). Hence, we can only have 1 ≤ j ≤ n(c)
and [qcj , s2, t, p] ∈ F . The reversibility between transitions [qdi , s1, t, p] and [qcj , s2, t, p], however, yields qdi = qcj as well as
s1 = s2, and thus τ1 = τ2, which still contradicts with the assumption of the above.
Furthermore, all other cases can be verified in the similar manner. In conclusion, because of the reversibility of all
transitions in F (see Section 2), no pair of operations in ΨA overlap on left-hand side or on right-hand side, thereby our
RCU is reversible.
Fig. 3 gives an initial configuration of the RTM A, beneath which a one-dimensional array of RCUs that are uniformly
interconnected is illustrated. In particular, the correspondence between the RCU array and cells on the tape ofA is one-to-
one, whereby the symbol on each cell is encoded by the internal state of a corresponding TCU.
To see how the circuit in Fig. 3(b) works, for example, assume c, d ∈ {L, R}, 1 ≤ i ≤ n(d), 1 ≤ j ≤ N(c), s, t ∈ {0, 1}
and p ∈ SR, such that [qdi , s, t, p] ∈ F and [p, /, c, qcj ] ∈ F (i.e., Idi , s → Ocj , t ∈ ΨA). Also, suppose that the RTM A is in
state qdi whose head scans a cell with symbol s. In this case, the RCU corresponding uniquely to the cell being scanned by
A’s head is in state s, and it receives a single token arriving on its input line Idi , which is used to encode the state q
d
i ofA, as
demonstrated in Fig. 4. Hence, according to the operation Idi , s → Ocj , t , the RCU is activated to assimilate the input token,
change its state to t , and finally output a token on line Q cj . The resulting token, therefore, will be transferred to input line I
c
j
of the next RCU in direction c , which depicts thatA shifts its head to a neighboring cell in direction c and changes its state
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Fig. 3. (a) An initial configuration of reversible Turing machine A. (b) One-dimensional array of RCUs, in which each output line Odj of an RCU where
d ∈ {L, R} and 1 ≤ j ≤ N(d) is connected to the input line Idj of a neighboring RCU in direction d. Moreover, each RCU corresponds uniquely to a square
cell on the tape ofA, whose state has been set beforehand to equal to the symbol on that cell. Here a token, represented by a black blob, is assigned on the
input line begin of an RCU which corresponds to the cell being scanned by the RTMA’s head at the initial time.
a
b
Fig. 4. (a) A stationary transition of RTM A on a cell, which is followed immediately by a moving transition to leave that cell. (b) Simulation of the above
instantaneous transitions by an operation of the corresponding RCU.
to qcj . The case of puremoving transition on a cell can be verified easily in a similarmanner. To this extent, each instantaneous
transition ofA on a cell can be exactly emulated by at most one operation of an RCU corresponding to that cell.
As shown in Fig. 3(b), simulation ofA is started by assigning a token on input line begin of an TCU which corresponds to
the cell initially scanned by the RTM’s head. After that, the token will run around in the array, each time moving from one
RCU to a neighboring RCU in the left or right direction, which actually simulatesAworking on individual cells, as described
above. The whole process will be finished once an RCU in the array outputs a token to its line end, i.e, A reaches the final
state qf , whereby the RTM halts.
4.2. Decomposing RCU into simpler reversible elements
Now we proceed to decompose an RCU into much simpler reversible elements, like those elements in Fig. 1. For this
purpose, let
ϕ : SR ∪M#L ∪M#R ∪ {qs} → ML ∪MR ∪ {qf }
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Fig. 5. (a)m-Toggle= ({Ti| i ≤ i ≤ m}, {T (k, s)| 1 ≤ k ≤ m ∧ 0 ≤ s ≤ 1}, {0, 1}, 0,Ψmt ) where m > 0 and Ψmt = {Ti, s → T (i, s), t | 1 ≤ i ≤ m ∧ 0 ≤
s, t ≤ 1 ∧ s ≠ t}. Each input line Ti of an m-Toggle is associated individually with two output lines T (i, 0) and T (i, 1), on which the arrival of a token
changes the state to 1 (or 0) when the element is in state 0 (resp. 1), and results in an output token on line T (i, 0) (resp. T (i, 1)). (b) Inverse m-Toggle
= ({T (k, s)| 1 ≤ k ≤ m ∧ 0 ≤ s ≤ 1}, {Ti| i ≤ i ≤ m}, {0, 1}, 0,Ψimt ) where m > 0 and Ψimt = {T (i, s), t → Ti, s | 1 ≤ i ≤ m ∧ 0 ≤ s, t ≤ 1 ∧ s ≠ t}.
Each output line Ti of an m-Toggle is associated individually with two input lines T (i, 0) and T (i, 1). When the element is in state 0 (or 1), the arrival of a
token on input line T (i, 1) (resp. T (i, 0)) changes the state to 1 (resp. 0), and finally results in a token on output line Ti .
be a mapping defined as follows: For each p ∈ SR ∪M#L ∪M#R ∪ {qs}, q ∈ ML ∪MR ∪ {qf } and d ∈ {L, R}, we obtain
[p, /, d, q] ∈ F ⇐⇒ ϕ(p) = q.
For every q ∈ ML ∪ MR ∪ {qf }, there are, by definition, p ∈ Q+s and d ∈ {L, R} such that [p, /, d, q] ∈ F . Thus, we obtain
p ∉ SD, and hence, p ∈ SR ∪ M#L ∪ M#R ∪ {qs} since SD ⊆ ML ∪ MR and Q+s = SR ∪ ML ∪ MR ∪ {qs}. Thus, the mapping ϕ is
surjective. Furthermore, because p ⊢∗ qf for each p ∈ SR ∪M#L ∪M#R ∪ {qs} together with the condition C2 in Section 2, the
mapping ϕ is an injective function due to reversibility of the transitions in F . Combined with its surjectivity, the function ϕ,
therefore, is bijective.
Additionally, letρ be amapping betweenML∪MR∪{qf } andOA the set of output lines of an RCU, such that ρ(qf ) = Of and
ρ(qdi ) = Odi for every d ∈ {L, R} and 1 ≤ i ≤ N(d). Obviously, the mapping ρ is bijective. Thus, we can obtain a composite
function ρ ◦ ϕ : SR ∪M#L ∪M#R ∪ {qs} → OA and let Γ = ρ ◦ ϕ, which of course is bijective.
For convenience, denote SR by {pS1, pS2, . . . , pSN(S)}where N(S) = |Q |−N(L)−N(R) = n(L)+n(R). Letµ : SD×{0, 1} →{0, 1} × SR be a function such that for each d ∈ {L, R}, 1 ≤ i ≤ n(d), 1 ≤ j ≤ N(S) and s, t ∈ {0, 1}, we define
[qdi , s, t, pSj ] ∈ F ⇐⇒ µ(qdi , s) = (t, pSj ).
Fig. 5 gives two reversible elements, called m-Toggle and Inverse m-Toggle, that have mutually inverse functionalities.
Based upon these elements, we can realize an RCU in a straightforward way, as illustrated in Fig. 6. Assume d ∈ {L, R}. Each
input line Idl ∈ IA of the RCU in Fig. 6 with n(d) < l ≤ N(d) is directly connected to an output line Γ (qdl ), so as the input
line begin being connected to Γ (qs). Moreover, each input line Idi ∈ IA where 1 ≤ i ≤ n(d) is directed to an input line of the
m-Toggle, which is associated with two output lines (qdi , 0) and (q
d
i , 1) of the m-Toggle. Likewise, each output line Γ (p
S
k) ∈
OA where 1 ≤ k ≤ N(S) also serves as an output line of the Inverse m-Toggle, that is associated with two input lines (0, pSk)
and (1, pSk) of the Inverse m-Toggle. To this extent, for each d ∈ {L, R}, 1 ≤ i ≤ n(d), 1 ≤ k ≤ N(S), s, t ∈ {0, 1} and s ≠ t ,
an output line (qdi , s) of the m-Toggle is connected to an input line (t, p
S
k) of the Inverse m-Toggle, iffµ(q
d
i , s) = (t, pSk) (i.e.,
[qdi , s, t, pSk] ∈ F ).
To verify the validness of the construction in Fig. 6, for example, suppose c, d ∈ {L, R}, 1 ≤ i ≤ n(d), 1 ≤ k ≤ N(S),
1 ≤ j ≤ N(c), and s, t ∈ {0, 1} (s ≠ t), such that [qdi , s, t, pSk] ∈ F and [pSk, /, c, qcj ] ∈ F , and hence, Idi , s → Ocj , t ∈ ΨA.
In addition, assume both the m-Toggle and Inverse m-Toggle are in state s, and a token arrives on input line Idi of the
construction. In this case, the token changes the state of them-Toggle from s to t , and gives rise to a token on line (qdi , s) that
will be fed to the input line (t, pSk) of the Inverse m-Toggle because µ(q
d
i , s) = (t, pSk). As a result, the token also changes
the Inverse m-Token from state s to state t , and finally results in a token on output line Γ (pSk) = Ocj . Thus, it can be verified
that the construction in Fig. 6 actually behaves as an RCU.
Moreover, Fig. 6 stipulates that for the sake of decomposing an RCU, it is enough to realize an m-Toggle as well as an
Inverse m-Toggle by means of much simpler reversible elements. To this end, Fig. 7 shows the construction of an m-Toggle
using RDand1-Toggle (or simply Toggle), alongwith an Inversem-Toggle realized by IRD and Inverse Toggle. The correctness
of these constructions can be easily verified, for example, as demonstrated in Fig. 8. In addition, since both RD and Toggle, as
well as their respective inverses, can be easily realized from the RE (see Fig. 9), it is able to obtain the RE-based construction
of an m-Toggle through taking place of each RD as well as the Toggle in Fig. 7(a) by an RE. The case for an Inverse m-Toggle
is similar.
As stated before, the simplest reversible elements include the RT and IRT, which have merely two input and two output
lines. Obviously, the RT and IRT actually cover the functionalities of a Toggle and Inverse Toggle, respectively. In addition,
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Fig. 6. Construction of an RCU (IA,OA, {0, 1}, 0,ΨA) by m-Toggle and Inverse m-Toggle wherem = n(R)+ n(L) ≡ N(S). For convenience, positions of an
RCU’s input and output lines in Fig. 2 are relocated here, andOA is denoted in terms of {Γ (q) | q ∈ SR ∪M#L ∪M#R ∪ {qs}}with Γ being a bijective mapping
from SR ∪M#L ∪M#R ∪ {qs} to OA . In addition, an RCU’s local states 0 and 1 are encoded, respectively, by both the m-Toggle and Inverse m-toggle being in
state 0 and state 1 at the same time.
a b
Fig. 7. (a) Realization of m-Toggle (m > 0) using RD and Toggle. Here anm-Toggle’s local states 0 and 1 are represented by the internal states 0 and 1 of the
Toggle, respectively. (b) Construction of Inverse m-Toggle by IRD and Inverse Toggle. Due to the reversibility of all logic elements, the Inverse m-Toggle is
obtained by simply reversing the directions of all input and output lines, as well as each element’s logic functionality in the left construction of anm-Toggle.
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Fig. 8. Trace of a token running around in the construction of an m-Toggle in Fig. 7(a). Roughly speaking, suppose a token arrives on an input line Ti where
1 ≤ i ≤ m. This token will be fed to input line S of the i-th RD from the top, thereby it will change the RD’s state to 1 and be transferred to output line T0
of the RD, whereas all other RDs remain in state 0 (the initial state). After that, the token will eventually arrive at the Toggle at the bottom, change its state
from 0 (or 1) to 1 (resp. 0) if the (m-)Toggle is in state 0 (resp. 1), and finally return to the i-th RD from the element’s input line R0 (resp. R1). The token,
therefore, will revert the i-th RD’s state to 0, and give rise to an output on line T (i, 0) (resp. T (i, 1)). Thus, it is easy to verify that the construction works
exactly in the same way as an m-Toggle.
a b
a' b'
Fig. 9. Realizations of (a) RD and (a’) IRD using RE. (b) Realization of (1-)Toggle by RE. For simplicity, the output lines T (1, 0) and T (1, 1) of a Toggle are
abbreviated to T0 and T1 , respectively. (b’) Similarly, construction of Inverse Toggle by RE.
a a' b
Fig. 10. Realizations of (a) RD and (a’) IRD using RT, IRT and CDE, in either of which all RTs and IRTs being in state 0 (or 1) represents that the RD or IRD is
in state 0 (resp. 1). Like the Inverse m-Toggle in Fig. 7, an IRT is obtained by exchanging the input and output lines, as well as reversing the functionality of
each element in an RT’s construction, except that the inverse of a CDE remains a CDE. (b) Construction [12] of CDE by RT and IRT.
though Fig. 9 suffices to prove that an RD and IRD can be constructed from RT and IRT [12], both constructions can be
made much more efficient by using these elements directly, as shown in Fig. 10, rather than based on the construction of
an RE by RT and IRT. Moreover, a typical sequence of the RD processing an input token is illustrated in Fig. 11, via which
the correctness of the construction in Fig. 10 can be easily verified. As a result, the RT and IRT can be used to construct an
m-Toggle as well as an Inverse m-Toggle, and so as the RCU.
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Fig. 11. Trace of a token arriving on input line R1 of an RD’s construction in Fig. 10(a), when the RD is in state 1.
5. Conclusions
In this paper, we presented a new scheme for constructing reversible Turing machines with one tape and two symbols
based on reversible logic elements. For this purpose, we imposed several conditions on the transitions of RTMs, which
allow for decomposing any RTM into a network of reversible elements efficiently in a systematical way. In particular, our
construction is composed by a linear chain of identical reversible modules that are locally and uniformly interconnected
with each other, resembling a one-dimensional cellular array. Such regular and uniform construction of a RTM not
only can account for the profound overhead in computing time caused by the heterogeneous structure of the previous
construction [21], but alsomight contribute to the potential of array-structured computers [1,25]. Furthermore, eachmodule
in the construction can be built from various reversible elements each of which has much simpler functionality than the
module.
Because at most one token will run around in the construction of a RTM at all times, delays involved in the operation
of any element or in the transmission of the token on any line do not disturb the correct computation of the RTM
[21,12]. Thus, our construction of a RTMcan operate in a clockless (asynchronous)mode (see also [14]). Reversibility not only
promises in principle the possibility of computerswith zero dissipation [2,5,7,16,23], but is also essential for quantum [6] and
fluctuation-based [3,13,14] computing. Aswith reversibility, asynchronicity tends to reduce power consumption and energy
dissipation [10], it is yet due to different reasons: Though reversible systems reduce power consumption by preventing
entropy loss, reversible systems do so by keeping all idle elements in a sleeping state.
Finally, although 1-tape, 2-symbol reversible Turingmachines are indeed universal [20], it might make sense to conceive
the construction of more general RTMs that can take an arbitrary number of tape symbols. Nevertheless, such construction
may possibly be achieved by replacing each RCU module in the construction in Fig. 3(b) with a reversible component,
provided that the component containsmore internal states andmore complicated operations. The use of more states, on the
other hand, tends to hinder the effective decomposition of the component into reversible logic elementswith 1-bit memory.
As a detailed analysis of this respect is beyond the scope of this paper, further investigations are left for future studies.
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